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SOFT DECISION ANALYZER AND METHOD 
STATEMENT OF GOVERNMENT INTEREST 
The invention described herein was made in the perfor-
mance of work under a contract of the National Aeronautics 
and Space Administration (NASA) and is subject to the pro-
visions of Section 305 of the National Aeronautics and Space 
Act of 1958, Public Law 85-568(72 Star. 435; now codified at 
51 U.S.C. §20135). The invention described herein was also 
made by employees of the United States Government and 
may be manufactured and used by or for the Government of 
the United States of America for governmental purposes 
without the payment of any royalties thereon or therefor. 
FIELD OF THE INVENTION 
The invention relates generally to soft decision analyzers 
and, more particularly, to a soft decision analyzer and 
method, which in one embodiment, may be utilized for ana-
lyzing performance of forward error correction (FEC) tech-
niques and corresponding communication system devices in 
real-time actual operating conditions and environments. 
SUMMARY OF THE INVENTION 
In accordance with one embodiment of the present inven-
tion, a soft decision analyzer (SDA) is provided that is oper-
able for use with (1) Radio Frequency (RF) communication 
equipment such as a data source that produces a reference 
data stream comprising data and clock, (2) an RE transmitter 
that transmits the reference data stream to produce a trans-
mitted data stream, (3) an RE receiver that receives the trans-
mitted data stream and produces a test data stream that may 
comprise soft decision information and clock, and (4) a base-
band signal processor (BSP) operable to detect the test data 
stream. 
In another embodiment, an apparatus may comprise a sig-
nal conditioner operable for connecting to the RE receiver, the 
baseband signal processor, and the reference data source. 
Furthermore, the apparatus may comprise a correlator oper-
able to detect symbol wise alignment of the test data stream 
and/or produce a historical record relating to the symbol wise 
alignment, and/or a configuration and timing control operable 
to control operation of the signal conditioner and the correla-
tor. In another embodiment, the signal conditioner can be 
operable for bridging electrical differences between the RE 
receiver and the baseband signal processor when the RE 
receiver and the baseband signal processor are incompatible 
with each other. 
In another embodiment, the soft decision analyzer may 
further comprise a simulator operable to synthetically pro-
duce the test data stream and the reference data stream in a 
plurality of different receiver modulation formats without 
connection to the data source, the RE transmitter, and/or the 
RE receiver. In yet another embodiment, the simulator is 
operable to slip the simulated test data stream and the refer-
ence data stream relative to one another in both forward and 
reverse directions by a selectable number of symbols. 
In yet another embodiment, the signal conditioner is oper-
able to format a plurality of different RE receiver outputs into 
an internal soft decision analyzer conditioned format, which 
comprises the test data stream and the reference data stream. 
The signal conditioner may further comprise an input scaler 
operable to accept soft decision data expressed in a plurality 
of different mathematical representations for conversion to an 
internal soft decision analyzer mathematical representation 
of soft decision data. 
In another embodiment, the signal conditioner further 
5 comprises an output scaler operable to convert the internal 
soft decision analyzer mathematical representation of soft 
decision data to a selectable mathematical format consistent 
with that of different types of baseband signal processors. In 
to yet a further embodiment, the signal conditioner is under 
control of the configuration and timing control and is oper-
able to remap inputs to account for cables with wiring errors. 
In yet a further embodiment, at least a portion of the signal 
conditioner and the correlator are implemented in program- 
15 mable hardware. A control interface is provided which can be 
utilized for this purpose as well as others. 
In yet another possible embodiment, the soft decision ana-
lyzer is operable for use with a reference data stream that is 
not limited to a predetermined sequence of data and wherein 
20 the test data stream is suitable for detection by the baseband 
signal processor when the baseband signal processor employs 
a forward error correction (FEC) technique. The invention 
may further comprise a simulated data source being operable 
to produce signals representative of a plurality of different 
25 types of RE receivers. 
In another embodiment, a correlator which receives a con-
ditioned format or stream comprising the test data stream and 
the reference data stream is operable for detecting symbol 
wise alignment between the test data stream and the reference 
30 stream and for producing an output for adjusting the timing 
between the test data stream and the reference data stream. 
The correlator may comprise a bank of individual correlators 
that operate together. Also, the correlator may compare 
respective outputs of the bank of correlators to produce a 
35 winning correlation result for detecting the symbol wise 
alignment. 
In another embodiment, the soft decision analyzer may 
comprise a slip alignment block that provides feedback for 
adjusting a symbol wise timing between the test data stream 
4o and the reference data stream. In one possible embodiment, a 
statistical portion is operable to collect statistical data of slips 
and rotations in the test data stream. 
The soft decision analyzer may further comprise a slip 
alignment block that produces slip statistical data and a clock 
45 phase detector that produces clock edge-based slip perfor-
mance data. In one embodiment, a bit error detection block 
receives the correlated reference data and the correlated test 
data to produce hard decision bit error performance data. 
The soft decision analyzer may comprise a test stream 
5o buffer and a reference stream buffer operable to provide a 
first-in, first-out buffering action to isolate an output of the 
stream buffer and an output of the reference stream buffer 
from instantaneous data rate slipping between the test data 
stream and the reference data stream. In this embodiment, at 
55 least one of the test stream buffer and the reference stream 
buffer is operable to bring the test stream and the reference 
stream into symbol wise alignment. 
In accordance with another embodiment, a method for 
operating a soft decision analyzer is provided. The method 
60 may comprise providing a signal conditioner operable for 
connecting to a RE receiver, a baseband signal processor, 
and/or a data source. Furthermore, the method may comprise 
detecting symbol wise alignment of a reference data stream 
and producing a historical record relating to the symbol wise 
65 alignment. 
In another possible embodiment, the method may com-
prise providing a bridge between the RE receiver and the 
US 9,166,750 B1 
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baseband signal processor when the RE receiver and the base-
band signal processor are incompatible with each other. 
The method may further comprise synthetically producing 
the test data stream and the reference data stream in a plurality 
of different receiver modulation formats without connection 
to the data source, the RE transmitter, and/or the RE receiver. 
In one embodiment, the method may comprise slipping the 
test data stream and the reference data stream relative to one 
another in both forward and reverse directions by a selectable 
number of symbols. 
In yet another embodiment, the method may comprise 
providing a signal conditioner that is operable to format a 
plurality of different RE receiver outputs into an internal soft 
decision analyzer conditioned format, which comprises a test 
data stream and a reference data stream. The method may 
further comprise accepting soft decision data expressed in a 
plurality of different mathematical representations for con-
version to an internal soft decision analyzer mathematical 
representation of the soft decision data. 
In another embodiment, the method may comprise con-
verting the internal soft decision analyzer mathematical rep-
resentation of soft decision data to a selectable mathematical 
format consistent with that of different types of the baseband 
signal processor. In a further embodiment, the method may 
comprise remapping inputs to account tbor cables with wiring 
errors. In yet a further embodiment, at least a portion of the 
signal conditioner and the correlator are implemented in pro-
grammable hardware. 
In yet another embodiment, a method may comprise pro-
viding a soft decision analyzer that is operable for use with a 
reference data stream that is not limited to a predetermined 
sequence of data and wherein a test data stream is suitable for 
detection by a baseband signal processor when the baseband 
signal processor employs a forward error correction tech-
nique. The method may further comprise providing a simu-
lated data source operable to produce signals representative 
of a plurality of different types of RE receivers. 
In another embodiment, the method may comprise receiv-
ing a conditioned format or stream comprising the test data 
stream and the reference data stream of the correlator and 
detecting symbol wise alignment between the test data stream 
and the reference stream. Other steps comprise producing an 
output for adjusting the timing between the test data stream 
and the reference data stream. The method may comprise 
comparing respective outputs of a bank of correlators to pro-
duce a winning correlation result for detecting symbol wise 
alignment. 
The method may further comprise adjusting a symbol wise 
timing between the test data stream and the reference data 
stream. In one possible embodiment, the method steps 
include collecting statistical data of slips and rotations in the 
test data stream. 
In another embodiment, the method may comprise produc-
ing slip statistical data and/or producing clock edge-based 
slip performance data. The method may further comprise 
receiving the correlated reference data and the correlated test 
data to produce hard decision bit error performance data. 
The method may further comprise providing a first-in, 
first-out buffering action to isolate an output of the data 
stream buffer and an output of the reference stream buffer 
from instantaneous data rate slipping between the test data 
stream and the reference data stream. At least one of the test 
stream buffer and the reference stream buffer may be pro-
vided, in which each buffer is operable to bring the test stream 
and the reference stream, respectively, into symbol wise 
alignment. The method may also comprise detecting channel 
4 
swapped conditions for quadrature phase shift keyed (QPSK) 
systems and adjusting for the occurrence of a QPSK channel 
swapped condition. 
5 	 BRIEF DESCRIPTION OF THE DRAWINGS 
A more complete understanding of the embodiments 
described herein and many of the attendant advantages 
thereto will be readily appreciated as the same becomes better 
10 
understood by reference to the following detailed description 
when considered in conjunction with the accompanying 
drawings, wherein: 
FIG.1 is a flow diagram depicting top-level components of 
a soft decision analyzer (SDA) in accord with one possible 
embodiment of the present invention. 
15 	 FIG. 2 is a top level diagram of the flow of data in exem- 
plary firmware of the soft decision analyzer. 
FIG. 3 is a flow diagram of data within an input data stream 
conditioning block of the SDA firmware represented in FIG. 
2. 
20 FIG. 4A is a flow diagram of data within a measurement of 
statistical characteristics block of the SDA firmware repre-
sented in FIG. 2. 
FIG. 4B is a companion flow diagram of data in the mea-
surement of statistical characteristics block depicted in FIG. 
25 4A. 
FIG. 5 is a diagram of possible TEST stream soft decision 
data sign bit polarity assignments in a staggered quadrature 
phase shift keyed (SQPSK) communication system in accord 
with an embodiment described herein. 
FIG. 6 is a diagram of possible TEST stream soft decision 
30 data sign bit polarity assignments and channel swaps in a 
quadrature phase shift key (QPSK) communication system in 
accord with one possible embodiment described herein. 
FIG. 7 is a histogram depicting soft decision data values in 
accord with one possible embodiment described herein. 
35 FIG. 8 is a block diagram of the correlator bank block 
portion of the soft decision analyzer in accord with one pos-
sible embodiment. 
FIG. 9 is a block diagram of a single correlator in the 
correlator bank block portion of the soft decision analyzer in 
40 accord with one possible embodiment herein. 
FIG. 10 is a diagram depicting the slip recovery process of 
the firmware of the soft decision analyzer firmware in accord 
with one possible embodiment described herein. 
FIG. 11 is another diagram depicting the steps involved in 
45 the slip recovery process of the firmware of the soft decision 
analyzer in accord with another embodiment herein. 
FIG. 12 is a diagram depicting representative output of the 
firmware of the soft decision analyzer in accord with another 
embodiment. 
FIG. 13 is a diagram depicting a SQPSK rotational con-
50 stellation mapped to SDA correlators in accord with one 
possible embodiment. 
FIG. 14 is a schematic showing an interface utilized to map 
test data soft decision signals to an internal SDA representa-
tion and to map the internal SDA representation to the output 
55 representation in accord with an embodiment of the inven-
tion. 
The above general description and the following detailed 
description are merely illustrative of the generic invention, 
and additional modes, advantages, and particulars of this 
60 invention will be readily suggested to those skilled in the art 
without departing from the spirit and scope of the invention. 
DETAILED DESCRIPTION OF EXEMPLARY 
EMBODIMENTS 
65 
Detailed descriptions of exemplary embodiments are pro-
vided herein. It is to be understood, however, that the present 
US 9,166,750 BI 
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invention may be embodied in various forms. Therefore, spe- 	 expressed in a sign magnitude format has the form of 
cific details disclosed herein are not to be interpreted as lim- 	 "SMM", where "S" is the sign bit and "MM" is the magni- 
iting, but rather as a basis for the claims and as a representa- 	 tude. The higher the soft decision magnitude, the greater the 
tive basis for teaching one skilled in the art to employ the 	 perceived confidence the receiver assigned to the sign bit of a 
embodiments described herein in virtually any appropriately 5 TEST symbol. Depending on the sign convention, the plot 
detailed system, structure or manner. 	 may then also be further away from the center of the graph. 
Soft Decision Analyzer 100, also referred to herein as 	 Accordingly, output from a receiver under test in a soft deci- 
"SDA", is a hardware, firmware, and software system which 	 sion system distinguishes between a symbol identified as a 
provides the capabilities to perform real time closed loop 	 zero with a high degree of confidence and a zero so identified 
statistical analysis of the performance of single-channel or io with a low degree of confidence. Similarly, a receiver in a soft 
dual-channel serial digital radio frequency (RF) communica- 	 decision system distinguishes between a symbol identified as 
tions systems for a variety of operating conditions. In at least 	 a one identified with a high degree of confidence and a one 
one embodiment described herein, "soft decision data" is 	 with a low degree of confidence. 
comprised of a digital sign bit and soft decision level bits that 	 When discussing SDA 100, one should understand TEST 
provide an indication on how confident an RE receiver cat-  15 data stream 112 is a degraded, time delayed version of REF 
egorized the digital sign bit as a "1" or a 11011. 	 data stream 106. As discussed hereinbefore, TEST stream 
Turning now to the drawings, and more particularly FIG. 1, 	 112 and REF streams 106 are typically derived from compo- 
a schematic diagram of a system comprising a soft decision 	 nents configured as shown in FIG. 1. Sources that contribute 
analyzer is shown in accord with one possible embodiment of 	 to the delay between the REF and TEST streams include the 
the present invention. Soft Decision Analyzer 100 is used in 20 processing time for RE transmitter 110, processing time for 
testing and development of soft decision-based communica- 	 RE receiver 115, and time for RE channel 111 to transmit data 
tions systems and can be used in a variety of useful configu- 	 between transmitter and receiver. Degradation of TEST data 
rations. FIG. 1 depicts a top level illustration of components 	 stream 112 is primarily related to channel conditions and the 
of SDA 100 in relation to exemplary external devices which 	 way internal electronics of receiver 115 interact with channel 
SDA 100 is intended to test. The representative external 25 conditions. Receivers can make errors when creating TEST 
devices of a RE communications system comprise Data 	 data stream 112 of soft decision data. Typically the errors are 
Source 105, RE transmitter 110, RE receiver 115 and base- 	 due to receiver 115 coping with RE channel conditions. An 
band signal processor (BSP)120, shown in FIG.1 in a general 	 error in this context is defined as when the sign bit of the soft 
configuration as the devices under test, or "DUT", and in its 	 decision TEST stream is not contextually in agreement with 
relation to components of SDA 100. 	 30 the associated hard decision sign bit of REF stream 106. 
Alternative configurations are available depending on 	 The need for electrical signal conversion between electri- 
whether the test activities are focused solely on RE receiver 	 cally incompatible receivers and baseband signal processors 
115, focused solely on BSP 120, or focused on the combined 
	
is driven by early investigations of communications systems. 
interaction between RE receiver 115 and BSP 120. RE trans- 	 Early conceptualization and early testing can significantly 
mitter 110, RE channel 111, and RE receiver 115 are usually 35 assist in reduced nonrecurring costs of systems derived from 
a common source of signal quality issues like inter-symbol 	 pre-existing equipment designs. Signal conditioning hard- 
interference and cross-channel interference. Furthermore, 	 ware 200 provides for several aspects of interfacing such 
SDA 100 is not limited to soft decision communication sys- 	 incompatible devices under test and allows for preliminary 
tems, as there are alternative configurations wherein SDA 100 
	
investigations of combinations of receiver 115 and/or base- 
may prove useful, such as with hard decision devices under 4o band signal processor 120 without expending the cost to 
test. 	 develop a completed system. 
As shown in FIG. 1, data source 105 supplies a reference 	 The evaluation of the two streams of data against one 
data stream 106 with content suitably composed for interpre- 	 another is meaningful when the two streams align in time and 
tation by BSP 120. Reference data stream 106 may be here- 	 have an understood polarity relationship regarding the sign 
inafter also referred to as the "REF data stream", "REF 45 bit. Several factors affect the timing relationship between the 
stream", "REF sequence" or simply "REF" depending on 	 two streams. First, test data stream 112 and reference data 
context. Reference data stream 106 is comprised of both data 	 stream 106 follow different physical data paths and subse- 
and clock digital signals. Identical copies of REF Stream 106 	 quently arrive at SDA 100 with an arbitrary timing relation- 
are routed to both RE transmitter 110 and a signal condition- 	 ship, i.e., they are asynchronous. Second, the timing between 
ing hardware 200. RE transmitter 110 transmits REF data 50 the two streams changes based on the motion of RE transmit- 
stream 106 to RE receiver 115 via RE channel 111. RE 	 ter 110 relative to receiver 115. Third, the bit sync process of 
receiver 115 also recovers TEST data stream 112, which is 	 receiver 115 can make mistakes and insert additional symbols 
related to REF data stream 106, but may include significant 	 or delete symbols in TEST data stream 112, typically due to 
alterations in characteristics and content due to data corrup- 	 low signal to noise conditions at the input of receiver 115 
tion caused by characteristics of RE channel 111 and perfor-  55 under test. 
mance of RE receiver 115. Test data stream 112 may include 	 The insertion or deletion of symbols by receiver 115 is 
digital soft decision data comprising a plurality of symbols 	 known as a "slip." The fourth factor that affects stream align- 
including a sign bit and magnitude. Like REF data stream 	 ment is related to jitter performance of all the elements that 
106, TEST data stream includes associated digital clock sig- 	 lead up to SDA 100. For example, the digital clocks within the 
nals. Hereinafter, test data stream 112 may also be referred to 60 transmitter 110 arenotthe same as the digital clockinreceiver 
as "TEST data stream". "TEST stream". "TEST sequence" or 	 115 and will drift relative to one another. Even receivers that 
simply "TEST" depending on the context. The data streams 	 coherently lock their internal clock to a transmitter's carrier 
are not limited to any particular sequence of data, such as 	 frequency have tracking loops that will on average keep the 
repeating or canned data streams. 	 clock rates the same. However, instantaneously the phases 
FIG. 7 illustrates a soft decision data plot in a histogram 65 between the transmitted and received streams can vary by 
format based on a fixed number of soft decision samples. In 	 significant fractions of a symbol period that can affect the 
our example, a three bit soft decision binary value as 	 timing relationship between the TEST and REF streams as 
US 9,166,750 B1 
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8 
seen by any equipment downstream of receiver 115, i.e. sig- 	 all soft decision sign bits are inverted. Therefore, all polarity 
nal conditioning hardware 200 or BSP 120. 	 senses of the soft decision sign bits of the multiplexed TEST 
In one embodiment, signal conditioning hardware 200 is a 	 stream are inverted to that of the REF stream in Example (4). 
system of one or more printed circuit boards (PCBs) that work 	 Still referring to FIG. 6, Example (5) depicts the situation 
together to bridge potentially incompatible digital electronic 5 where the soft decision sign bit polarity matches the REF 
interface families between all potential devices under test to 	 sequence, but channel swapping has occurred. Thus, all soft 
SDA 100. Thus, signal conditioning hardware 200 can pro- 	 decision sign bits in the multiplexed TEST stream have the 
vide for the adaptation of incompatible digital electronic for- 	 same polarity sense to that of the REF stream. The sixth 
mats and can provide a means to interface RE receiver 115 	 example depicts inverted I channel soft decision sign bits 
with baseband signal processor 120 even if their digital logic io polarity sense and channel swapping. Thus, every other soft 
interfaces are incompatible. In addition, signal conditioning 	 decision sign bit is inverted in the multiplexed TEST stream. 
hardware 200 provides a single digital interface family to and 
	
Example (7) illustrates the situation where the polarity sense 
from field programmable gate array (FPGA) input/output 	 of the Q Channel soft decision sign bits is inverted and chan- 
(I/O) pins hosted on FPGA card 130 As discussed in more 	 nel swapping has taken place. Thus, every other soft decision 
detail hereinafter, the signal conditioning hardware 200 buff-  15 signbit, with respect to the preceding Example (6), is inverted 
ers and copies input TEST data stream 112, REF data stream 	 in the multiplexed TEST stream. The final example illustrates 
106, and analyzed and scaled test data stream 113, as well as 	 channel swapping, as well as all soft decision sign bits being 
miscellaneous signals used to expose internal operation of 
	
inverted. Therefore, all polarity senses of the soft decision 
SDA firmware 300 at test points suitable for monitoring by 	 sign bits of the multiplexed TEST stream are inverted to that 
additional equipment often used in testing communication 20 of the REF stream in Example (8). 
systems, such as oscilloscopes and logic analyzers. 	 After receiver 115 locks to the transmitted carrier fre- 
Complicating the determination of stream alignment 	 quency and makes the initial assignment of polarity sense of 
between TEST data stream 112 and reference data stream 106 	 the soft decision sign bit data and the channel assignment, 
are issues related to receiver 115 assignment of sign bit polar- 	 perturbations to internal carrier tracking algorithms of 
ity to TEST data stream 112, which is an issue for both 25 receiver 115, generally due to low signal to noise conditions 
staggered quadrature phase shift keying (SQPSK) and 	 at the input of the receiver under test, can cause receiver 115 
quadrature phase shift keying (QPSK) type receivers. When 	 to spontaneously alter sign bit data polarity assignment or 
either of these receivers locks to its respective carrier, receiver 	 assignment of channel data of TEST data stream 112, such as 
115 makes a polarity sense assignment to the soft decision 	 in the case of a QPSK receiver. Such spontaneous reassign- 
sign bit. Additionally, in a QPSK system, receiver 115 makes 30 ments are known as "constellation rotations" or simply "rota- 
a channel assignment. 	 tions." SDA 100 provides the capacity to adjust for these 
Referring now to FIGS. 5 and 6, possible outcomes for the 	 dynamic rotations and channel swap phenomenon during 
above described sign bit polarity and channel assignments are 	 routine operation. 
depicted. FIG. 5 depicts all possible test stream soft decision 	 Referring again to FIG. 1, SDA firmware 300 represents a 
signbit polarity assignments for a staggered quadrature phase 35 digital design that is hosted within a commercially available 
shift keyed, or SQPSK, receiver. In Example (1), all soft 	 (i.e., vendor-provided) field programmable gate array 
decision sign bit polarity matches REF stream. Thus, all soft 
	 (FPGA) card 130. Data pathA 116, data path B 117, data path 
decision sign bits in the multiplexed TEST stream are the 	 C and data path D of FIGS.1 and 2 depict the interaction and 
same polarity sense as the REF stream. The second example 	 flow of data between hardware 200, firmware 300, and soft- 
illustrates the situation where the polarity sense of the I Chan-  40 ware 400 segments of SDA system 100. In FIG. 2, a Periph- 
nel soft decision sign bits is inverted. Therefore, every other 	 eral Component Interconnect (PCI) bus interface 302 is 
soft decision sign bit is inverted in the multiplexed TEST 
	
depicted to show the design of SDA 100 in this embodiment. 
stream. The third example illustrates the situation where the 	 Thepurpose of PCI Bus Interface 302 is to manage the flow of 
polarity sense of the Q Channel soft decision sign bits is 	 information between SDA software 400 and SDA firmware 
inverted. Thus, every other soft decision sign bit, opposite of 45 300, although other embodiments could use a number of 
Example (2) above, is inverted in the multiplexed TEST 	 differing technologies to provide an equivalent interface. 
stream. Finally, the fourth example depicts all soft decision 	 As given in the embodiment of FIG. 2, characteristics of 
sign bits as inverted. Thus, all polarity senses of the soft 
	
SDA firmware 300 are shown implemented within the blocks 
decision sign bits of the multiplexed TEST stream are 	 depicted in FIG. 2 and include input data stream conditioning 
inverted to that of the REF stream in Example (4). 	 5o block 500, configuration and timing control block 303, and 
Turning now to FIG. 6, a number of possible test stream 	 correlation and measurement of statistical characteristics 
soft decision sign bit polarity assignments and channel swaps 	 block 600. The vendor-provided PCI bus interface 302 is an 
for a quadrature phase shift keyed, or QPSK, receiver is 	 optional portion of this embodiment of SDA 100. In an alter- 
shown. Example (1) illustrates the situation of no channel 	 native embodiment, functions expressed in the firmware 300 
swapping or inverted polarity, i.e., the soft decision sign bit 55 of SDA 100 couldbeperformedby a specific vendor's FPGA 
polarity matches the REF stream. Thus, all soft decision sign 	 or a specific vendor-purchased FPGA card, thus permitting 
bits in the multiplexed TEST stream have the same polarity 	 the vendor provided PCI bus interface 302 to be removed 
sense as that of the REF stream. The second example repre- 	 from SDA 100. The function of vendor purchased FPGA card 
sents no channel swapping, but the polarity sense of the I 
	
130 is to host focused development of SDA firmware 300 
Channel soft decision sign bits is inverted. This situation 6o design and to facilitate operation with hosting workstation 
means every, other soft decision sign bit is inverted in the 	 125 of FIG. 1. Commercially available vendor provided 
multiplexed TEST stream. The third example represents a 	 FPGA card 130 facilitates exchange of data between SDA 
TEST stream with no channel swapping, but the polarity 	 firmware 300 and SDA software application 400 as depicted 
sense of the Q Channel soft decision sign bits is inverted. 	 by data path C and data path D. Drivers are also provided as 
Thus, every other soft decision sign bit, opposite of Example 65 indicated at block 135. 
(2) above, is inverted in the multiplexed TEST stream. The 	 Data path C also represents an aggregate of statistical per- 
fourth example also contains no channel swapping. However, 	 formance data 126 determined by an analysis function of 
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SDA firmware 300 and is used to drive further software analy- 	 tion with synthetic channel and scale block 540, means are 
sis, provide information to software graphical displays, and 	 provided to develop associated SDA firmware 300 and SDA 
provide status information regarding internal operation of 	 software 400 without SDA 100 being configured in a com- 
SDA firmware 300. Data path D 141 also represents an aggre- 	 plete test configuration. 
gate flow of signals 141 under control of SDA software appli-  5 	 Process raw inputblock520 can providethree functions for 
cation 400 used to configure and control operation of SDA 	 operation of the present embodiment. First, block 520 syn- 
firmware 300. The configuration and control aggregate 141 of 	 chronizes both the real asynchronous TEST and REF data 
data path D is discussed in further detail below. 	 streams, or data path A, and the simulated asynchronous 
Input data stream conditioning block 500 processes the 	 TEST and REF data streams, data path B, to the SDA's 
asynchronous TEST data stream 112 and REF data stream io internal system clock. In doing so, protection is provided 
106, or data path A 116, to a digital format, which includes 	 against metastability conditions that would interfere with the 
timing characteristics. Further, this digital format is compat- 	 remainder of SDA firmware 300. The second function is to 
ible with the statistical analysis performed by the correlation 	 provide a means via data path D 141 to select either the 
and measurement of statistical characteristics block 600 and 	 simulated data streams 511 or data streams from a device 
to a format compatible with use of the data by data path B 117 15 under test, data path A 116, to a multiplex AB streams block 
and data path E 119. In this embodiment, asynchronous TEST 
	
530 via data path 521. Finally, process raw input block 520 
data stream represents up to 12 bits of soft decision data that 	 provides the ability to correct for data inversions present on 
can be delivered to SDA 100 based on a variety of different 	 any soft decision bits, clocks and flags associated with TEST 
timing and signaling schemes associated with binary phase 	 data streams 112 and REF data streams 106 at an electrical 
shift keying (BPSK), quadrature phase shift keying (QPSK) 20 signaling level. 
or staggered QPSK (SQPSK) modulation for both data pathA 	 Multiplex AB streams block 530 can perform two func- 
116 and data path B 117. 	 tions. Block 530 converts both REF stream 106 and TEST 
Data path B 117 represents processed, analyzed and scaled 	 stream 112 from specific timing formats associated with 
test data stream 113 sent to signal conditioning hardware 200 
	
BPSK, QPSK or SQPSK data sources to a format compatible 
where it is electrically converted to signals compatible with 25 with the internal timing format of SDA 100. This functional- 
the input format of baseband signal processor 120. In addi- 	 ity makes it possible to pass TEST stream soft decision data 
tion, data path B 117 comprises a number of miscellaneous 	 531 and REF stream soft decision data 532 to other firmware 
signals used to expose internal operation of SDA firmware 	 blocks that perform statistical analysis on the stream data 
300 to test points suitable for monitoring with oscilloscopes 	 regardless of the originating data source. Specifically, this 
and logic analyzers. 	 so block allows SDA 100 to accommodate RE receivers 115 that 
Turning now to FIG. 3, elements associated with possible 	 utilize BPSK, QPSK or SQPSK modulation. The second 
embodiments of input data stream conditioning block 500 are 	 function block 530 provides is to acquire and direct a sampled 
illustrated. Input data stream conditioning block 500 can 	 copy of the REF and TEST data streams 533 to a clock phase 
provide SDA 100 with a number of well integrated capabili- 	 detector block 630. Clock phase detector block 630 provides 
ties when working with a soft decision data stream in a single 35 one of the two methods SDA 100 utilizes to track receiver 
piece of test equipment. In one embodiment, input data 	 symbol slip performance. 
stream conditioning block 500 can bridge between incompat- 	 Synthetic channel and scale block 540 can provide three 
ible receiver 115 and baseband processor 120 equipment 	 functions: (1) input scaling; (2) output scaling; and (3) syn- 
combinations in a testing environment. In one embodiment, 	 thetic channel substitution. These functions of block 540 
block 500 can apply synthetic RE channel soft decision char-  4o allow SDA 100 to cope with dynamically changing devices 
acteristics to digital data source 105 for evaluating perfor- 	 under test, which is typical of a prototyping environment. 
mance of baseband signal processor 120 without use of RE 
	
These functions also handle errors and incompatibilities in 
receiver 115. Input data stream conditioning block 500 can 	 signaling between devices under test because all devices have 
also be used to format a multitude of different receiver output 	 some technical issues. Block 540 also serves as a translator to 
formats, such as BPSK. QPSK and SQPSK discussed here-  45 allow for the interface and testing of normally incompatible 
inbefore, into a conditioned single unified format or condi- 	 combinations of RE receiver 115 and baseband signal proces- 
tioned stream 118 for statistical analysis by correlation and 	 sor 120. Block 540 primarily deals with the mathematical 
measurement of statistical characteristics block 600 (see FIG. 	 representation of the soft decision data and does not concern 
4B). 	 itself with external timing issues present at the inputs and 
Continuing with FIG. 3, in one embodiment simulated data 50 outputs of SDA 100. Digital clock and timing issues are 
source or "simulator" 510 is a resource internal to SDA 100 
	
handled by multiplex AB streams block 530 and scale and 
utilized to provide a simulated TEST data stream and simu- 	 sync test data output block 550. 
lated REF data stream 511. Simulator 510 can be used to 	 Input scaling by block 540 allows for SDA 100 to interface 
supply an internally generated source of simulated TEST 
	
its internal soft decision data paths with any arbitrary map- 
stream data and REF stream data that exercises a majority of 55 ping provided by receiver 115 without re-cabling the setup of 
SDA 100 features without having to configure SDA 100 with 	 the device(s) under test. Block 540 thus allows for SDA 100 
external test elements. Via configuration of data path D 141, 	 to be flexible in its ability to cope with receivers and their 
simulator 510 generates many different formats of test data 	 associated cabling that may have wiring errors. The ability of 
simulating the attachment of BPSK, QPSK or SQPSK type 	 SDA 100 to remap soft decision digital inputs provides a 
RE receivers. Thus, SDA 100 may be operated without data 60 means for rapidly remapping the errant soft decision bits to a 
source 105, RE transmitter 110, RE receiver 115 or baseband 	 useable interpretation and for immediately continuing the 
signal processor 120 as shown in FIG. 1. This block can be 	 testing instead of waiting for a lengthy time to correct for 
used via data path D 141 to slip the simulated REF and TEST 	 errors of this nature. In addition, the input scaling function 
streams relative to one another in both forward or reverse 	 provides a means for SDA 100 to accept soft decision data 
directions a selectable or an arbitrary number of symbols and 65 expressed in a mathematical two's complement, one's 
is used as one method to demonstrate and verify the ability of 	 complement, sign magnitude or other variations to the inter- 
SDA 100 to track receiver induced symbol slips. In conjunc- 	 nal mathematical representation of SDA 100. Converting the 
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TEST Stream 112 soft decision's mathematical representa- 	 lowing elements: a TEST stream timing alignment buffer 
tion to an internally consistent mathematical representation 	 block 605; a REF stream timing dynamic alignment buffer 
of SDA 100 facilitates the further analysis by other elements. 	 block 625; a correlator bank block 610; a correlator analysis 
Input scaling can be accomplished by configuration via data 	 block 615; a slip alignment analysis block 620; and a slip 
path D 141 and is under the control of SDA software appli-  5 alignment feedback 626 data path. The feedback and control 
cation 400. 	 loop 628 that is formed by these elements drives "symbol 
Output scaling maps the internal mathematical representa- 	 wise alignment" of TEST stream 112 and REF data stream 
tion of the TEST stream soft decision data 531, performed by 	 106 by dynamically adjusting the depth of the buffering pro- 
the SDA 100, back to a mathematical format consistent with 	 vided by the REF stream timing dynamic alignment buffer 
the logic technology of baseband signal processor 120. Typi- io block 625. As used herein, "symbol wise alignment" refers to 
cal mathematical representations of the soft decision data 	 the measurable condition of a timing alignment between the 
expected by baseband signal processors 120 are as a one's 	 TEST stream 112 and the REF stream 106. However, once 
complement, a two's complement, or a sign magnitude digital 	 such "symbol wise alignment" is measured, the term symbol 
value. Thus, the combined use of input scaling and output 	 wise alignment may also be used herein to refer to the act of 
scaling within SDA 100 allows for bringing normally incom-  15 bringing the timing of the TEST stream 112 and the REF 
patible combinations of RE receiver and baseband signal 	 stream 106 into alignment or "synchronization" with one 
processor together for testing. For example, RE receiver 115 	 another. In one embodiment, for every symbol that makes up 
with a soft decision width of 6 bits and with soft decision 	 the REF Stream 106, slip alignment analysis block 620 con- 
values expressed in a one's complement format can be made 	 tinuously monitors for an alternative depth of the REF stream 
compatible with a baseband signal processor 120 having a 20 timing dynamic alignment buffer block 625 that would bring 
soft decision width of 12 bits with soft decision values 	 the symbols of REF Stream 106 of into better agreement with 
expressed in a sign magnitude. Output scaling can also be 	 the symbols of TEST Stream 112. Once TEST Stream 112 
utilized to rapidly, arbitrarily map soft decision digital out- 	 and REF Stream 106 are "synchronized", i.e., in "symbol 
puts to a baseband signal processor without changing the 	 wise alignment", they are designated as being correlated with 
physical test configuration. Output scaling can be accom-  25 one another. Details concerning elements that make up this 
plished by a configuration utilizing data path D 141 under the 	 feedback and control loop 628 are discussed in greater detail 
control of SDA software application 400. 	 hereinafter. 
Synthetic channel substitution provides a way to alter 	 TEST stream timing alignment buffer block 605 and REF 
TEST stream soft decision data 531 characteristics to base- 	 stream timing dynamic alignment buffer block 625 together 
band signal processor 120. A primary function is to provide a 30 provide an adjustable depth buffer that can be configured via 
way to simulate differing RE channel 111 conditions as a soft 
	
data path D 141. The timing alignment buffer blocks perform 
decision symbol error generator to quickly test baseband 	 a first-in, first-out (FIFO) buffering action that can accommo- 
signal processor 120 without actually having to utilize an RE 
	
date both jitter in the timing of TEST Stream 112 due to 
transmitter/receiver pair. In addition, the soft decision syn- 	 receiver symbol synchronizer performance and data rate 
thetic channel substitution provides a means to test and verify, 35 changes that may be due to Doppler shifts should some of the 
in a repeatable way, internal analysis elements that are a part 	 elements in the RE path be in sufficient motion to alter the 
of SDA 100. In one embodiment, all synthetic channel sub- 	 average data rate of TEST Stream 112, thereby avoiding 
stitution can be accomplished by configuration via data path 
	
discontinuities in data flow. Overall, the TEST and REF data 
D 141 under the control of SDA software application 400. 	 streams will maintain the same average data rate. However, 
Scale and sync test data output block 550 provides a means 4o during receiver slips, the instantaneous data rates between the 
to convert a scaled TEST data stream 541 with internal timing 	 REF and TEST stream jump. FIFO action isolates the remain- 
of SDA 100 to data path B 117 having digital timing charac- 	 ing firmware from the timing inconsistencies introduced by 
teristics as if it were originating from a BPSK, QPSK or 	 slips of receiver 115. 
SQPSK receiver. Block 550 selectively mimics the digital 	 The REF stream timing dynamic alignment buffer block 
timing characteristics of a BPSK, QPSK or SQPSK receiver 45 625 works alongside TEST stream timing alignment buffer 
as directed via SDA software 400 through data path D 141. 	 block 605 to bring TEST and REF symbol streams into agree- 
Block 550 along with multiplex AB streams block 530 pro- 	 ment and essentially functions as a dynamically adjustable, 
vides a way to match the digital timing associated with TEST 
	
depth FIFO buffer. One of the purposes of the REF stream 
data streams 112 even for a normally incompatible combina- 	 timing dynamic alignment buffer block 625 is to account for 
tion of RE receiver 115 and BSP 120. For example, a RE 5o differences in latency between the data transmitted directly 
receiver 115 that utilizes a BPSK modulation scheme can be 	 from data source 105 to SDA 100 versus data from data 
paired with a BSP 120 that is designed to interface to a QPSK 	 source 105 which passes through the RE transmitter 110 and 
receiver. 	 receiver 115 to SDA 100. 
Referring now to FIGS. 4A and 413, firmware elements of 
	
Once correlation has been achieved between TEST stream 
the measurement of statistical characteristics block 600 are 55 112 and the REF stream 106, changes to the alignment due to 
depicted. Block 600 aligns TEST stream 112 and REF data 	 receiver symbol slips are accounted for in REF stream timing 
stream 106 through a process of soft decision correlation 	 dynamic alignment buffer block 625 by either increasing or 
analysis and feedback. In addition, once TEST and REF data 	 decreasing the depth of the FIFO of block 625 by the number 
streams are aligned, block 600 categorizes and collects sta- 	 of symbols indicated by slip alignment feedback 626. Similar 
tistical information regarding the behavior of the primary 60 to other firmware blocks described herein, the overarching 
device under test. The resultant collection of statistical infor- 	 behavior of REF stream timing dynamic alignment buffer 
mation is passed to SDA software 400 via data path C 126, 	 block 625 is controlled via data path D 141 by SDA software 
where it is further processed and logged as published statis- 	 application 400. 
tical results 140 along with an accompanying historical 
	
In order to understand the system of multiple correlators of 
record 145 of detectable events as shown in FIG. 1. 	 65 correlator bank block 610, it is first useful to understand the 
A SLIP detection, tracking and alignment feedback and 
	
individual behavior of a single soft decision correlator as 
control loop 628 of block 600 can be comprised of the fol- 	 implemented within SDA 100. Thereafter, the description of 
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the system of soft decision correlators will follow with a 
discussion of correlator bank block 610. As a part of the 
discussion, note the assumption that the data content of REF 
stream 106 is sufficiently random to support operation of 
SDA 100. 
As discussed herein, a soft decision correlation process 
provides a measure of how well REF stream 106 and TEST 
stream 112 match. The process itself combines the hard deci-
sion REF stream 106 and the soft decision TEST stream 112 
into a sequence of soft decision correlation scores. For every 
REF and TEST symbol pair ingested by a single soft decision 
correlator, the soft decision correlation process generates a 
single soft decision correlation score. The magnitude of the 
score indicates how well the sequences match. High absolute 
values indicate a higher degree of correlation between the 
streams, i.e. the sign bits between the streams are related to 
one another. Absolute values of correlation scores that are 
closer to zero indicate a low degree of correlation, i.e., the 
sign bits between the streams are random in relationship to 
one another. When REF stream 106 and TEST stream 112 are 
correlated, the sign of the correlation score indicates whether 
the polarity sense of REF stream 106 matches the polarity 
sense of TEST stream 112 or in the alternative, whether they 
are exactly opposite. 
To examine exactly what SDA 100 is doing during the 
correlation process, a review of the equations powering the 
process will be discussed. Equation 1 represents a probability 
weighted sum-of-products correlation technique and 
describes implementation of the soft decision correlation pro-
cess of SDA 100. In Equation 1. TEST data stream 112 is 
represented by a sequence t(n). Similarly, REF stream 106 is 
represented by the sequence r(n). The sequence c(n) repre-
sents the sequence of correlation scores generated by the 
correlation process. The value N is the window over which the 
correlation process is evaluated and is represented by the 
"correlation depth parameter" in the design of SDA 100. 
Reference is made to the following correlator equation as 
COR: 
For every c(n) that is evaluated, there are N multiplicative 
25 and N additive operations. One way of stating this result is 
c(n) comprises of a sum of product terms. The (+0*+0) prod-
uct terms get pushed out of the correlation depth window 
starting with the c(0) summation. It can also be seen that until 
the nth value is as great as the correlation depth (N), the 
30 correlator produces results similar to the situation where the 
correlation depth is less than what is specified. Starting with 
c(0), the effective correlation depth is 1. For c(1), the effective 
correlation depth is 2. This result continues until c(4), where 
the effective correlation depth is finally 5 product terms, as 
35 specified. Thus, if one were making decisions based on the 
correlation results and some type of statistical average, the 
contribution due to a specific set of product terms from the 
REF and TEST sequence for (n<N-1) has greater signifi-
cance when compared to the situation when (m:N-1). SDA 
40 100 handles this situation by refraining from making deci-
sions regarding the correlation scores until all the correlators 
involved have reached their specified operational depth 
(n>-N-1). This behavior of waiting to "recharge" the correla-
tors before using their resultant scores is controlled by a 
45 SLIP-RECOVERY _CYCLE parameter of SDA 100. Typi-
cally, the SLIP-RECOVERY-CYCLE is set to the same 
value as the correlation depth parameter (COR_DEPTH). 
Another significant point of interest illustrated by the 
example above is that when the REF and TEST sequences are 
5o aligned in time, each of the product terms will contribute 
toward a positive sum for the correlation score. Any given 
product term in the correlation sum is the product of the REF 
sign bit and the TEST sign bit weighted by the TEST's soft 
decision value. Thus, it is possible to distinguish a situation 
55 wherein the streams are in alignment, but weighted with low 
TEST sequence soft decision values, representing a low level 
of confidence in the soft decision, from the situation wherein 
the streams are in alignment and the TEST sequence soft 
decision values are high, which represents a high level of 
60 confidence in the soft decision. 
The following example below illustrates the anti-correla-
tion situation regarding data polarity. Using the same values 
from the first example but with opposite polarity assigned to 
the REF sequence sign bits, each of the product terms con- 
65 tribute towards a negative sum for the correlation score. 
Notice the magnitudes for the correlation scores are the same 
for both the first and second examples. Thus, for aligned data 
Equation 1 
N-1 	 (Eq 1) 
c(n) _ Y. t(n - k)r(n - k) 
k=0 
Given the sequence of three bit soft decision data t(n) 
shown below (decisions are expressed in sign/magnitude con-
vention where the "+" and "-" indicates the status of the sign 
bit), an example calculation of the soft decision correlation 
score is performed. For purposes of the example, let the 
correlation depth be set to 5 (N=5). This depth is an atypically 
small correlation window, but it will reduce the amount of 
math in the example for easier understanding. In the follow-
ing example, the TEST sequence is time aligned with the REF 
sequence. 
Correlation Example 
REF and TEST Aligned with Matching Polarity 
Sense for Data 
+0, 	 for n < 0 
t(n) 
	 {+2, +1, -3, +3, -1, +2, +0, -0, -2, +3, -2, ...1, for n >- 0 
14 
-continued 
+0, 	 for n < 0 
r(n) _ 
 
	 for n>- 0 
c(0)=(+2*+1)+(+0*+0)+(+0*+0)+(+0*+0)+(+0*+0) 
c(1)=(+1*+1)+(+2*+1)+(+0*+0)+(+0*+0)+(+0*+0) 
10 	 c(2)=(-3*-1)+(+1*+1)+(+2*+1)+(+0*+0)+(+0*+0) 
c(3)=(+3*+1)+(-3*-1)+(+1*+1)+(+2*+1)+(+0*+0) 
c(4)=(-1*-1)+(+3*+1)+(-3*-1)+(+1*+1)+(+2*+1) 
15 
c(5)=(+2*+1)+(-1*-1)+(+3*+1)+(-3*-1)+(+0*+0) 
Thus 
20 	 +0, 	 for n < 0 
c(n) _ { {+2, +3, +6, +9, +9, +9, ...}, for n >- 0. 
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streams a single correlation process can detect information 
regarding the polarity relationship between the REF and 
TEST sequences based on the sign of the correlation results. 
In both cases, the magnitude or absolute value of the corre-
lation score provides an indication of how strongly the two 
sequences are in agreement. 
Correlation Example REF and TEST Aligned with 
Opposite Polarity Sense for Data 
+0, 	 for n<0  
t(n) 	 1 +2, +1, -3, +3, -1, +2, +0, -0, -2, +3, -2, ... }, for n >- 0 
+0, 	 for n < 0 
r(n) _ 
	 +1, -1, +1, -1, -1, +1, +1, -1, +1, ... }, for n>- 0 
c(0=(+2*-1)+(+0*+0)+(+0*+0)+(+0*+0)+(+0*+0) 
c(1)=(+1*-1)+(+2*-1)+(+0*+0)+(+0*+0)+(+0*+0) 
c(2)=(-3*+1)+(+1*-1)+(+2*-1)+(+0*+0)+(+0*+0) 
c(3)-(+3 *-1)+(-3 *+l)+(+1 1)+(+2 1)+(+0 *+0) 
c(4)=(-1*+1)+(+3*-1)+(-3*+1)+(+1*-1)+(+2*-1) 
c(5)=(+2*-1)+(-1*+1)+(+3*-1)+(-3*-1)+(+1*-1) 
Thus, 
+0, 	 for n < 0 
c(n) = 1
-2, -3, -6, -9, -9, -9 ... 1, for n >- 0. 
Next, the case where TEST data stream 112 and REF data 
stream 106 are not in alignment is considered. Since by defi-
nition the sequence of the reference sign bits are sufficiently 
random to support an RE communications system, if the REF 
and TEST sequences are not time aligned there will be on 
average an equal number of product terms in the calculation 
of correlation score sum of products that are positive and 
negative. On average the number of positive product terms 
matches the average number of negative product terms and 
the overall magnitude for the correlation scores summation 
remains low. The following example illustrates this situation 
by using the same values from the original example with a 
modification to the REF sequence's values such that roughly 
on average there is an equal number of REF and TEST 
sequence values that agree and that disagree in sign bit polar-
ity. 
Correlation Example REF and TEST Aligned with 
Opposite Polarity Sense for Data 
+0, 	 for n<0  
t(n) 	 {+2, +1, -3, +3, -1, +2, +0, -0, -2, +3, -2, ... }, for n >- 0 
+0, 	 for n < 0 
r(n) _ {+1, -1, -1, -1, -1, -1, +1, -1, -1, -1, +1, ... }, for n>- 0 
c(0=(+2*+1)+(+0*+0)+(+0*+0)+(+0*+0)+(+0*+0) 
c(1)=(+1*-1)+(+2*+1)+(+0*+0)+(+0*+0)+(+0*+0) 
16 
c(2)=(-3*-1)+(+1*-1)+(+2*+1)+(+0*+0)+(+0*+0) 
c(3)=(+3*-1)+(-3*-1)+(+1*-1)+(+2*+1)+(+0*+0) 
5 	 c(4)=(-1*-1)+(+3*-1)+(-3*-1)+(+1*-1)+(+2*+1) 
c(5)=(+2*-1)+(-1*-1)+(+3*-1)+(-3*-1)+(+1*-1) 
Thus 
10 
+0, 	 for n < 0 
c(n) = 1 +2, +1, +4, +1, +2, -2 ...1, for n >- 0. 
15 	 In an alternate embodiment, an additional correlator con- 
figuration may be used. The configuration is a variation of the 
correlation process described by Equation I and can be used 
for accommodating cases where the receiver may invert the 
sign for every other soft decision value that is a part of the 
20 TEST stream sequence. Referring back to FIGS. 5 and 6, a 
situation can arise wherein a SQPSK receiver or a QPSK 
receiver locks to the transmitted signal in such a way as one of 
the two channels has different soft decision sign bit polarity 
assigned and the two channels provided by the SQPSK 
25 receiver are not being used independently from one another, 
i.e., the two channels are multiplexed into a single stream. 
Regardless of whether TEST stream sequence 112 contains 
values with all positive sign polarity sense, all inverted sign 
sense, every other soft decision sign sense inverted, or alter- 
3o natively the "other every other" sign sense inverted, SDA 100 
tracks the timing alignment between REF stream 106 and 
TEST stream 112. For the first two cases, all sign bits with the 
positive polarity sense or all sign bits with a negative sign 
polarity sense are tracked by correlators described by Equa- 
35 tion 1. These types of correlators may be termed as "COR" 
herein. 
The term "XCOR" is used to describe the correlator 
described by Equation 2. For an XCOR correlator, the bit 
sense assignments of the product terms is dithered by the 
40 (- I)k term and will cause the magnitude of the correlation 
scores to grow large and positive (correlation) when every 
other sign bit from the sequence of TEST data stream 112 is 
flipped and large and negative when the "other every other" 
sign bit is flipped (anti-correlation). Like the COR correlator, 
45 if the sign bits between TEST stream 112 and REF stream 106 
have a random relationship, the magnitude produced by the 
XCOR correlator remains relatively low on average, as indi-
cated by the expression: 
50 	
c(n)-1,0N-i (-1)kt(n-k)r(n-k) 	 Equation 2 (Eq2). 
In summary, the COR and XCOR type correlators make it 
possible to determine if a given sequence relationship 
between the TEST and REF sequence are aligned or 
unaligned. In addition, when the streams are aligned, the 
55 correlators produce polarity information regarding the way 
the receiver has assigned the polarity of the TEST stream's 
soft decision sign bit in relation to the REF stream's sign bit. 
Given these characteristics of a single correlator, a system of 
correlators operating concurrently can provide more insight 
60 into the alignment relationship between TEST stream 112 
and REF stream 106. 
Correlator bank block 610 performs a soft decision corre- 
lation operation with multiple versions of the REF Stream 
106 (with each version of the REF stream 106 being in a 
65 differing symbol alignment with TEST Stream 112 using the 
COR and XCOR correlators described above). Each of these 
independent correlation operations, by having differing sym- 
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bol alignment, offer the possibility of detecting a slipped 
symbol in TEST Stream 112 as a result of receiver 115 slip-
ping during data transmission. In addition, since SDA 100 can 
accommodate QPSK and SQPSK receivers, there is the pos-
sibility that TEST Stream 112 will be received with every 5 
symbol oriented in a positive logic sense, every symbol ori-
ented in a negative logic sense, every other symbol oriented in 
a negative logic sense and finally, the other every other sym-
bol oriented in a negative logic sense. In order to detect these 
alternating symbol logic conditions, REF Stream 106 is also io 
correlated against a version of TEST Stream 112 with all 
possible logical sense inversions. Thus, one output of corr-
elator bank block 610 is to provide multiple correlation 
results 612, one of which will be higher in magnitude than all 
the others, signifying that it closely matches the various 15 
aligned and logic sense versions of REF stream 106, for input 
to the correlator analysis block 615. 
Individually a single COR or XCOR correlator only tells if 
the sequences being processed are time aligned or not time 
aligned. An individual correlator reveals no information 20 
regarding the amount or direction to shift the REF sequence 
relative to the TEST sequence if they are not time aligned. To 
determine the amount and direction of shift. SDA 100 
employs a system of soft decision correlators running con-
currently. 25 
Results from correlator bank 610 are used to determine 
when and how far to shift TEST sequence 112 so as to bring 
REF stream 106 into a time aligned relationship, also referred 
to herein as "synchronized" or "symbol wise alignment", 
between TEST sequence 112 and REF stream 106. FIG. 8 30 
depicts a system of correlators 610 that operate concurrently 
to yield information regarding the timing relationship 
between TEST stream 112 and REF stream 106. The correla-
tor bank block 610 is operable to detect "symbol wise align-
ment", which in at least one embodiment also refers to the 35 
measurable condition related to the degree of timing align-
ment between the TEST stream 112 and the REF stream 106. 
The term "symbol wise alignment" may also be used to refer 
to the bringing of the timing of the TEST stream 112 and the 
REF stream 106 into an exact time aligned relationship, i.e., 40 
an exact one-to-one symbol wise alignment with one another 
or "synchronization." Accordingly, the correlator bank block 
610 may be utilized for detecting and measuring "near" sym-
bol wise alignment, the measurement of which depends on 
the number of correlators utilized in the correlator bank block 45 
610. For example, with effectively nine correlators in the 
bank block 610 of FIG. 8, a measurement of near symbol wise 
alignment for asynchronous data streams might comprise a 
measurement of difference from exact one-to-one alignment 
of from one to eight symbols. Of course, the correlator bank 50 
block 610 is also operable to detect an exact one-to-one 
symbol wise alignment wherein each TEST stream 112 sym-
bol and each REF stream 106 symbol is exactly aligned in 
time with each other (i.e., synchronized). Ultimately, results 
from correlator bank block 610 are processed by modules 55 
downstream to make adjustments to the timing relationship 
between TEST stream 112 and REF stream 106 after detec-
tion of "near symbol wise alignment" rather than "exact on-
to-one symbol wise alignment" between the two streams is 
detected. The focus of correlator bank block 610 is to produce 60 
a set of raw correlation score results that can be used by 
downstream modules to drive timing alignment corrections 
between the two streams, thereby tracking slips that occur 
during operation of SDA 100. 
Each of the nine correlator blocks depicted in FIG. 8 con- 65 
tain both a COR type correlator and a XCOR type correlator. 
In one embodiment, 18 correlators run concurrently in SDA 
18 
100 in different time windows. In an alternate embodiment, a 
greater number of correlators could run, and in yet another 
embodiment, a number less than 18 correlators could run 
simultaneously. In FIG. 8, the nine different correlator blocks 
feed different timed versions of the REF sequence, and the 
TEST sequence has already been delayed by 4 units. The 
correlators along with their specific delayed version of the 
REF sequence are named for the timing relationship they are 
configured to detect. For example, "COR—E4" is configured 
to detect the situation where the REF sequence is four 
samples ahead ("E" for early) in the sequence progression. 
The correlators devoted to the detection of aligned relation-
ship are indicated by "COR_EO" and "XCOR_EO". Any cor-
relators configured to detect situations where the REF 
sequence lags the TEST sequence are signified with a "Ll" 
through "L4" designation ("L" for lagging). 
The specified depth of the correlation process directly 
affects the amount of processing required for each of the 
correlators, both COR and XCOR correlators, and can per-
missibly range from 5 to 1024 by the COR _DEPTH param-
eter for the design of SDA 100. Utilizing the brute force 
approach for when the correlation depth is set to 1024, 
together with equation 1 and 2, implies there are 1024 mul-
tiplications and 1024 additions required for the COR correla-
tor and 1,536 multiplications and 1024 additions for the 
XCOR correlator required for every REF clock period. 
Granted, the multiplications are fairly trivial because all the 
product terms involve multiplication by +1 or —1. Since Cor-
relator Bank 610 is made up of 9 individual COR/XCOR 
pairs, the actual requirement for Correlator Bank 610 is 9 
times that of an individual COR/XCOR pair. This computa-
tion comprises 23,040 multiplications and 18,432 additions 
per REF stream clockperiod. Thus, if SDA 100 is operating at 
a data rate of 50 Mbps, an amount of computations equivalent 
to a maximum of 1.152 E+12 multiplications per second 
combined with a maximum of 921.6 E+9 additions per sec-
ond is performed in order to produce 18 twenty bit vectors in 
correlator bank block 610 which are passed to the next step in 
the process: correlator analysis block 615 ("RANK"). 
Even though much of the processing is being performed in 
hardware, over 1.152E+12 operations per second is a signifi-
cant number of computations. The amount of operations 
required explains why the internal representation of the TEST 
sequence's soft decision values was selected to be in a sign 
magnitude format-it is due to the sheer numbers of multipli-
cations that involve +1 and —1-consequently sidestepping lots 
of two's complement operations. Attempting to make this 
number of two's complement conversions can be expensive 
and difficult to achieve efficiently. 
Returning now to FIGS. 4A and 4B again, changes to the 
data due to perturbations in the demodulation of receiver 115 
are known as "constellation rotations." When receiver 115 
experiences a slip or rotation, the correlator that was previ-
ously generating the highest value, indicating it best matched 
the data content of TEST stream 112, will diminish and a new 
correlator will increase to become the highest value. Corre-
lation results 612 is produced by each of the correlators in the 
bank for every symbol of REF stream 106 and TEST stream 
112 that is evaluated. Characteristics of the correlation opera-
tion are driven by SDA Software 400 via data path D 141 and 
can be used to markedly change the data depths of the indi-
vidual correlators, thus allowing SDA 100 to be tuned to a 
wide variety of testing objectives. 
Correlator analysis block 615 performs a rapid sort in SDA 
firmware 300 of all the multiple correlator results provided by 
correlator bank block 610 in order to identify a single specific 
winning correlator, i.e. the correlator with the highest value. 
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This sorting process occurs for each REF/TEST symbol 	 score sequence represents a savings of three orders of mag- 
stream combination that is evaluated. The single winning 	 nitude over the amount of effort expended for the brute force 
correlator result 616 is passed to slip alignment analysis block 	 approach. 
620. 	 The next step in the process is to reduce the 18 concurrently 
The process for construction of the correlation score of 5 generated 20 bit correlation vectors into a single winning 
SDA 100 is illustrated in more detail in FIG. 9. As viewed on 	 correlation score. This step of reduction takes place in a 
this sheet, the REF and TEST stream sequences enter on the 	 RANKING module (RANK for short) of SDA 100. Basically, 
left side of FIG. 9 and the resultant correlation score sequence 	 SDA 100 performs a hardware equivalent of a multistage sort 
exits to the right. First, the process slices the sign bit out of test 	 to identify the single correlator that has the highest correla- 
stream sequence 106 to be used in the calculation of a product io tion magnitude score. This sorting process takes place once 
term A. TEST sign bit and REF sign bit are then multiplied 
	
for every REF sequence element processed (i.e., once every 
(Label B) and the results (REF/TEST Product) used in two 	 REF clock period). In addition to the 18 sorted correlation 
different places. The first use of the REF/TEST Product is to 	 vectors, correlator analysis block 615 introduces a faux cor- 
slice it back together into TEST stream's magnitude sequence 	 relation that can be used to squelch correlator magnitude 
C. The newly formed TEST sequence with REF/TEST prod- 15 results from correlatorbank block 610 that fall below a speci- 
uct sign bit is stored in FIFO buffer D that has a program- 	 fied threshold (COR_QUAL_THRESHOLD). Winning cor- 
mable depth feature. The programmable depth essentially 	 relations whose magnitude is less than the quality threshold 
controls the amount of delay from when the data enters and 	 value are suppressed from counting towards the criteria used 
leaves FIFO D. The second use of the REF/TEST Product is 	 to declare a detected slip. If one has no desire to squelch low 
to store the Product Terms Sum E, similar to the calculation of 20 magnitude correlation results, the COR_QUAL_THRESH-
the correlation score described hereinbefore. 	 OLD parameter may be set to zero. 
REF/TEST product determines if the new product term is 	 Even though each correlator can have up to 2 19 possible 
added or subtracted (Label F) from the ongoing calculation 	 different magnitude values, there are circumstances that hap- 
stored in the correlation score register (Label I). The adder at 	 pen frequently enough wherein the issue of a magnitude tie 
Label F adds or subtracts the introduction of new product 25 between the different correlators should be taken into 
terms with the Correlation Feedback sequence (Label K). The 	 account. Several factors influence this "tie" issue. The factors 
correlation feedback sequence represents the previous corre- 	 include correlation depth, TEST Stream soft decision width, 
lation score summation minus the product terms (outputs 	 and the signal to noise ratio (SNR) at the input of the receiver. 
from the FIFO) that are rolling out of the correlation score 	 During development of SDA 100, it was noticed that the 
summation window. Inverter G ensures that when a product 30 occurrences of ties, which initially did not seem all that rel- 
term is added at Step F to the correlation score, after the FIFO 	 evant, ended up being statistically significant. For example, in 
delay, that same product term is subtracted from the correla- 	 situations where the receiver presents a small number of soft 
tion score by Subtractor H. The net effect is the calculation of 
	
decision bits, the correlation depth is shallow and the SNR is 
the correlation score sequence without all the redundant cal- 	 strong (i.e. the TEST stream soft decision magnitudes tend to 
culations required to implement the brute force implementa- 35 be similar), the correlation scores exhibit less variation, thus 
tion of Equations 1 and 2. 	 enhancing the probability of a tie. Another situation that can 
Utilizing the concepts illustrated in FIG. 9 drops the com- 	 arise where the resolution of the tie becomes relevant is when 
putational requirements of SDA 100 considerably in com- 	 SDA 100 is used to evaluate a QPSK system and the receiver 
parison to the brute force method. When the correlation depth 	 experiences a channel swap event. At each stage in the sort 
is set to 1024, the design concept illustrated in FIG. 9 implies 40 process and in the event of a correlation score magnitude tie, 
1 multiplication and 2 additions required for the COR corr- 	 the mechanics of the sort tend to favor the results of one 
elator and 2 multiplications and 2 additions for the XCOR 	 correlator over another. Selecting which correlator is com- 
correlator, both on a per REF clock period basis. Thus, for a 	 pared to another correlator turns out to be useful in minimiz- 
COR/XCOR pair there are 3 multiplications and 4 additions 	 ing the effects of this tie phenomenon. 
per REF clock period basis. Because of the storage provided 45 	 The first stage comparisons evaluate the COR correlation 
by the FIFO, it is not necessary to recalculate all the intenne- 	 scores against the XCOR correlation scores for a given COR/ 
diate product terms for each correlation score sequence value. 	 XCOR pair, with a tie resolving in favor of the COR results. 
Thus, the actual depth of the correlation has no bearing on the 	 In this initial stage, SDA 100 minimizes the effects of the tie 
number of multiplications or additions for each correlation 	 priority bias by comparing the results from a COR/XCOR 
score sequence element (unlike the brute force method). 	 50 pair because both the COR and XCOR in the pair experience 
However, similar to the brute force calculation, there 	 the exact same REF and TEST data stream data. For example, 
remains the need to multiply the individual COR/XCOR pair 	 COR _El is initially compared to XCOR_E1 . Since the COR/ 
combination's requirements by 9 to determine the require- 	 XCOR pair are fed the same delayed version of the REF 
ments for the entire correlation bank. That computation 	 sequence and TEST sequence, this step minimizes the chance 
would be 27 multiplications and 36 additions per COR/ 55 for ambiguous results (i.e. a correlation score magnitude tie). 
XCOR pair on a REF stream clock basis. If SDA 100 is 	 Half the sign bits involved in the calculation of the correlation 
operating at a maximum certified data rate of 50 Mbps, there 	 score summation will by definition result in correlation prod- 
are an equivalent of a maximum of 1.35E9 multiplications per 	 uct terms that decrease the correlation score results for either 
second and a maximum of 1.8E9 additions per second in 	 the COR or XCOR in a given COR/XCOR pair. The result 
order to produce 18 twenty bit vectors in correlator bank 610, 60 depends on the polarity assignment made by the receiver to 
which are passed to the next step in the process, correlator 	 the TEST stream's soft decision sign bit. More specifically, if 
analysis block 615 (RANK). 	 the receiver has assigned TEST stream soft decision sign bit 
In summary, using the brute force approach to implement 	 polarity to quadrants I and III (Examples (1) and (4) of FIG. 
the correlation score sequence maximally requires roughly 	 5) or quadrants II and IV (Examples (2) and (3) of FIG. 5). In 
2.07E+12 operations. Using the approach of SDA 100 as 65 order for a tie to result at stage 1 of the sort process (where the 
outlined in FIG. 9 maximally requires 3.15E+9 operations. 	 bias would assert), exactly every other TEST stream's sign bit 
Thus the process of SDA 100 for calculating the correlation 	 would also have to be in error (a low probability as long as the 
US 9,166,750 B1 
21 
	
22 
correlation depth is sufficient). Thus, at this first stage, it 	 rence of winning magnitude. The rationale behind this 
would take a strange coincidence for a COR/XCOR pair to 	 approach is that when a tie occurs, there is no way to know 
generate a tie, minimizing the effect of the bias. 	 which correlator really deserves to win, because a tie is 
In this embodiment, the on time correlators, COR_EO and 	 ambiguous. In one embodiment, the approach is essentially to 
XCOR_E0, have priority over all the other correlators in the 5 do nothing until there is clear evidence on which to base a 
resolution of a tie. The reasoning behind this approach is that 	 corrective alignment action. There is an exception to this 
if there is a chance the on time correlations are still valid, it 	 approach of preferring the first occurrence. The exception is 
may not be desirable to signal the potential of slip to down- 	 when there is a tie between either of the on time correlators 
stream SDA modules. In one embodiment, a priority can be 	 (COR_EO or XCOR_EO) and any of the other correlators 
given to a correlator when there is a tie in correlation score io (E4-El andLI-L4). Inthis circumstance, the tie is resolved in 
magnitudes. Subsequent stages of the sort process favor cor- 	 favor of the on time correlators. 
relators closer to the ideal alignment over correlators further 	 The next step taken by slip alignment analysis block 620 is 
from the ideal alignment (EO). For example, XCOR_L2 is 	 to make a determination whether there has been a real slip in 
favored in the event of a tie over COR_E3 because XCOR_L2 
	
between REF stream sequence 106 and TEST stream 
is closer to the ideal on time correlator and requires a smaller 15 sequence 112. The declaration of a slip is made when there 
correction. In the event there is a tie for the subsequent stages, 	 have been a number of consecutive winning correlation mag- 
SDA 100 favors the correlators associated with the smallest 	 nitude scores from the same correlator that are not one of the 
correction. Favoring large slips over small slips could poten- 	 on time correlators (EO). This contest for determining if there 
tially introduce unstable response in the alignment correction 	 has been a slip is illustrated by the flow diagram of FIG. 10. 
process, especially in the case of dealing with QPSK channel 20 The number of required consecutive winning correlation 
swapped conditions. 	 magnitude scores is controlled by the SLIP_THRESHOLD 
Winning results from correlator analysis block 615 are 	 parameter. If one of the on time correlators (EO) is the winner 
finally passed to slip alignment analysis block 620 that is 	 of this consecutive count process, then no action is required to 
responsible for adjusting the timing relationship between 	 realign the buffer relationship between the REF and TEST 
REF stream 106 and TEST stream 112 and for accumulating 25 streams. However, if one of the other correlators (E4-EI or 
statistical information regarding slips and rotations. Correla- 	 LI -L4) wins this consecutive count contest, a slip is declared 
tor analysis block 615 passes several pieces of information 	 and SDA 100 begins its slip recovery process. 
regarding the winning correlator to slip alignment analysis 	 Finite state machines within slip alignment analysis block 
block 620. Block 615 identifies which correlator produced the 	 620 drive the buffer re-alignment process after the detection 
winning score. Then block 615 passes the magnitude of the 30 of a slip. A flow diagram illustrating this process of slip 
winning score and the sign of the winning score. A winning 	 recovery together with the associated delays is shown in FIG. 
correlator is identified for every REF sequence value that is 	 11. In one embodiment, the first step that slip alignment 
passed to correlator analysis block 615 from upstream, which 	 analysis block 620 takes after detecting a slip is the step of 
is usually once every REF clock period. 	 adjusting the depth of the buffer used to control the timing of 
Slip alignment analysis block 620 performs trending 35 REF stream data. The specific winning correlator that won the 
analysis upon the sequence of winning correlation results in 	 consecutive count contest drives the direction in which the 
order to determine if the receiver has experienced a data slip 	 REF buffer should be adjusted along with the magnitude of 
or constellation rotation. If a change over the previous win- 	 the buffer adjustment. SDA 100 only deals with one slip at a 
ning correlator persists for a number of symbol cycles speci- 	 time but the slip can range anywhere from one to four REF 
fied by SDA software 400, slip alignment analysis block 620 40 stream symbols in either the forward or reverse direction 
declares a slip or rotation. Upon detection of a slip, slip 	 relative to the TEST stream. When SDA 100 detects a slip, a 
alignment analysis block 620 issues feedback via block 626 	 slip recovery process begins realigning the buffers and re- 
to buffer block 625, which in turn is used to control the 	 initializing all the correlators. Upon exit of the slip recovery 
alignment of REF stream 106 and TEST stream 112, thus 	 process, if there has been another slip, SDA 100 will detect it 
bringing the respective streams back into alignment. In addi-  45 as soon as the associated slipped correlator wins the consecu- 
tion, block 620 statistically tracks the magnitude and direc- 	 tive count contest. During the slip recovery process, other 
tion of slips and the number of rotations and provides this data 	 parts of SDA 100 continue to function (for example the clock 
622 as part of the aggregate of statistical information 126 to 	 phase detectors) without altering their behavior. 
SDA Software 400. 	 Slip recovery is a multi-step process and is illustrated by 
Slip alignment analysis block 620 processes the output 50 the flow diagram shown in FIG. 11. The first step in the slip 
from correlator analysis block 615 and is primarily respon- 	 recovery is to adjust the buffer relationship between REF 
sible for driving the buffer depth relationship that controls the 	 stream 106 and TEST stream 112. This adjustment is made 
timing alignment between the TEST data stream 112 and REF 
	
during the course of four REF clock bit periods. In one 
stream 106. In addition, block 620 is the module that begins 	 embodiment, four REF clock bit periods are utilized even if 
the collection of statistical data regarding the performance of 55 SDA 100 only needs to make a one symbol correction. The 
the receiver under test. Slip alignment analysis block 620 also 	 second step is to initialize the chain of delayed REF values 
tracks the slips and rotations and the relationship of their 	 within correlatorblock 610, which for this embodiment takes 
feedback to the stream buffers. 	 nine REF clock bit periods. The next step is to initialize 
Correlator analysis block 615 only resolves correlator 	 (recharge) the contents of the correlators. The number of REF 
magnitude tie situations associated with a single REF 60 clock cycles necessary to initialize the correlators is specified 
sequence clock period (resolving ties that happen within the 	 by the SLIP_RECOVERY_CYCLES parameter. As previ- 
same REF cycle clock period). A tie situation can also arise 	 ously explained herein, this parameter is typically set to the 
when examining consecutive REF sequence clock periods, 	 same value as the correlation depth. After correlator bank 610 
thereby requiring SDA 100 to resolve the issue across mul- 	 is recharged with new data to the depth specified by the 
tiple consecutive REF cycle clock periods. Generally, in the 65 COR_DEPTH parameter, slip alignment analysis block 620 
event of a tie between two winning magnitudes, SDA 100 	 exits the slip recovery process and resumes the search for 
favors the correlator that was associated with the first occur- 	 slips. 
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The slip detection and recovery processes limit SDA 100 
from detecting slip events that are closely spaced in time. To 
calculate the minimum spacing of slip events that SDA 100 
can detect in seconds, sum the SLIP_THRESHOLD and 
SLIP_RECOVERY_CYCLES parameters, add 13 cycles (4 5 
cycles for buffer relationship adjustment and 9 cycles for 
re-initialization of the REF delay chain) and multiply the 
combined sum by the REF clock period and take the ceiling of 
the result. For example, using a COR_DEPTH=128, 
SLIP_THRESHOLD=50, SLIP_RECOVERY_ io 
CYCLES-128, and a REF Clock rate of 2 Mbps, the mini-
mum spacing between slip events that SDA 100 can detect is 
96 µs. 
Clock phase detector block 630 provides an alternative 
method to detect receiver slips over the method of correlating 15 
the data content of the REF and TEST symbol streams. It 
provides insight into the receiver's behavior independent of 
data content and instead relies on a direct comparison of clock 
edges present in TEST data stream against clock edges 
present in the REF Stream 106. This alternative method is 20 
useful in characterizing performance of a RE receiver's bit 
sync tracking circuitry and provides a means to determine if 
portions of the receiver are working properly regardless of 
whether the receiver presents TEST Stream 112 data cor-
rectly. The direct comparison of the clock edges produces a 25 
more agile detection of slip conditions than the data correla-
tion method used by SDA 100 embodied by correlator bank 
block 610 and associated slip alignment feedback and control 
loop 628. Such capability especially proves useful in measur-
ing statistical performance of receiver acquisition when an 30 
RE receiver first starts the process of acquiring an RE signal. 
This feature is utilized in acquisition testing. Block 630 also 
provides clock edge based phase slip performance informa-
tion 631 as part of the aggregate of statistical information 126 
to SDA software 400. 35 
The performance of a receiver is affected by the length of 
consecutive symbols that are ones or zeros. Thus, there exists 
a need to measure the run length characteristics of REF 
stream data 106 provided by data source 105. TEST stream 
run length analysis block 635 measures run lengths and pub- 40 
lishes run length performance results 636 to statistical histo-
gram analysis block 650. Statistical histogram analysis block 
650 accumulates individual run length events into a histo-
gram format. The individual breakdown of the run length data 
events as provided by TEST stream run length analysis block 45 
635 is suitable for interpretation in the context of BPSK, 
QPSK and SQPSK communication systems. 
In addition, TEST stream run length analysis block 635 
also provides a means to trigger external test equipment upon 
the detection of run length events that exceed a threshold as 50 
configured by SDA software application 400 via data path D 
141. A run length trigger threshold signal 665 is one of many 
selectable internal SDA signals that may be directed to signal 
conditioning hardware 200 for buffering and potential moni-
toring by external test equipment such as logic analyzers or 55 
oscilloscopes. 
The bit error detector block 640 provides a hard decision 
bit error measurement on the correlated REF symbol stream 
611 and correlated TEST symbol stream 621. Block 640 is 
capable of performing long bit error rate tests (BERT) that 60 
extend over multiple days, compiling up to 10E13 symbols of 
data. Block 640 automatically applies proper adjustment to 
symbol polarity based on the quadrant of operation as deter-
mined by SLIP alignment analysis block 620 for BPSK, 
QPSK and SQPSK-based receivers. Block 640 also tracks 65 
TEST stream 112 errors for the one or zero symbols sepa-
rately, as well as separately tracking the number of symbols in  
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the REF stream that are ones and zeros. Statistical imbalances 
for TEST stream 112 in the frequency between symbols that 
are one errors and symbols that are zero errors can expose 
problems with receiver performance. Statistical imbalances 
for REF stream 106 in the number of symbols that are ones 
and symbols that are zeros provide a measure of suitability of 
data source 105 to provide data to a TEST configuration. If 
desired, bit error detector block 640 does not process symbols 
during the period where slip alignment analysis block 620 is 
making adjustments to the alignment of TEST and REF 
Stream symbol alignment. Instead, in one embodiment, block 
640 resumes its accumulation of BERT data once the two data 
streams 106 and 112 have been brought back into alignment. 
During the accumulation of BERT data, block 620 tracks 
whether there has been a slip or rotation during a TEST 
interval. The bit error rate test (BERT) is used to control the 
sampling interval for the accumulation of statistical data by 
the historical event recorder block 655. Thus, BERT can be 
correlated with slip rates and constellation rotation rates. 
Block 640 supplies bit error rate analysis information as part 
of correlated hard decisionbit error performance data 641 and 
as part of the aggregate of statistical information 126 to SDA 
software application 400. 
The primary function of statistical histogram analysis 
block 650 is to provide a means to statistically process mil-
lions of soft decision symbols data in a way that is useful in 
the analysis of communications systems. Block 650 operates 
in several configurations as commanded by SDA software 
application 400 via data path D 141. Statistical histogram 
analysis block 650 is responsible for processing the synchro-
nized and scaled, but uncorrelated, TEST stream soft decision 
data 541 as it is supplied by the output of synthetic channel 
and scale block 540. This mode of operation for statistical 
histogram analysis block 650 is known as the RAW mode. 
During initial setup of SDA 100 in a test configuration with 
devices under test, viewing the soft decision data as first 
interpreted by process raw input block 520 may be of interest 
because there are lots of opportunities for issues when con-
necting the numerous digital signals between the receiver 115 
and SDA 100. 
Selective application of functions performed by the pro-
cess raw input block 520 and the synthetic channel and scale 
block 540 can be used to detect and correct issues related to 
the physical interface between the digital systems. The appli-
cations include detection and correction of the soft decision 
bits that have been mis-wired, detection and correction of data 
polarity issues for individual soft decision bits, identification 
and mitigation of stuck soft decision bits, and the mapping 
between different mathematical formats used to express the 
value of soft decision symbol data. When statistical histogram 
analysis block 650 is operating in the RAW mode, it publishes 
the resultant histogram performance data 651 to SDA Soft-
ware application 400 as a part of the aggregate of statistical 
performance data 126. 
A second mode of operation of SDA 100 and block 650, 
referred to as CORRELATED mode, provides a means to sort 
TEST stream soft decision data 531 and 541 based on corre-
lated REF Stream symbol data into different histogram cat-
egories. This mode of operation produces useful results when 
SDA 100 has achieved the "correlation-locked" condition. 
Correlation-locked occurs when the REF stream 106 symbols 
and TEST stream 112 symbols are synchronized in time with 
one another and is declared by SLIP alignment analysis block 
620. The ability of histogram analysis block 650 to sort TEST 
soft decision symbols based on the correlated REF symbol 
values into different category histograms allows SDA 100 to 
characterize performance attributes of RE receiver 115 under 
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test for a given RE link condition. The performance attributes 	 scoring correlators cross. The L correlator is now the winning 
include, but are not limited to: receiver perceived signal to 	 correlator and, as shown, its consecutive winning streak per- 
noise ratio, receiver perceived signal level, low density parity 	 sists. Because the streak persists for the number of REF clock 
check (LDPC) combining ratio, transition interference, inter- 	 cycles specified by the SLIP_THRESHOLD parameter, the 
symbol interference, inter-channel interference, decision 5 state machines in slip alignment analysis block 620 declare a 
threshold imbalance and channel imbalance. When statistical 
	
detected slip and begin the slip recovery process (at around 
histogram analysis block 650 is operating in the CORRE- 	 sequence count 200). Initially during the slip recovery pro- 
LATED mode, block 650 can be used to publish the resultant 	 cess, all the correlators are initialized to zero, resulting in the 
statistical histogram performance data 651 to SDA software 	 precipitous drop for the output of the L I correlator. However, 
application 400 as a part of the aggregate of statistical perfor-  io shortly after the initialization we can see the on time correla- 
mance data 126. 	 tor is again gaining in strength because the correction applied 
Historical event recorder block 655 provides a means for 	 to the timing relationship was correct. 
SDA firmware 300 to log the occurrence of significant SDA 
	
During the slip tracking process, slip alignment analysis 
events to SDA software application 400 where events are 	 block 620 collects statistical information regarding the occur- 
documented into historical records 145. Individual events of 15 rence of slips and rotations for the system under test. The 
interest as determined by SLIP alignment analysis block 620 	 statistical information regarding the occurrence of slips and 
and clock phase detector block 630 are gathered into com- 	 rotations 622 is provided to SDA software 400 for reporting 
bined event record 656 and passed to SDA software 400 as a 	 performance of the device under test to the user interface and 
part of the aggregate of statistical performance data 126 via 	 for recording to a journal file for later post test analysis. 
data path C. In addition, historical event recorder block 655 20 Results from slip alignment analysis block 620 are provided 
has a number of general purpose external inputs 623 that 	 to other SDA modules (not shown) that determine if SDA 100 
allow historical record 145 to make note of the occurrence of 
	
is tracking the timing alignment of the REF stream to the 
external events. This function provides a means to mark in the 	 TEST stream (i.e., the COR LOCK parameter). Additionally, 
sequence of historical records the occurrence of any external 	 slip alignment analysis block 620 provides receiver constel- 
events independent of SDA 100. One example of this type of 25 lation assignments to the hard decision bit error detector 
occurrence is the event of performing an antenna switch. This 	 block 640 of SDA 100. Thus, the hard decision bit error block 
function enables SDA 100 to assist the filtering of historical 
	
640 can run continuously, even in the event of a slip or 
record 145 so as to locate relevant events of interest when 	 constellation rotation. In one embodiment, the constellation 
developing and testing a communication system. 	 assignment is provided to the histogram module and allows 
Acquisition test coordinator block 660 is used when statis- so the histogram module to categorize the receiver's TEST 
tically determining the time required for receiver 115 to lock 	 stream soft decision symbols into eight different histogram 
to RE signal 111. Block 660 automates acquisition testing by 	 categories. The statistical information captured by these eight 
controlling various SDA firmware components via data path 
	
different categories provides insight into the soft decision 
R. The automated control of these components by acquisi- 	 performance of receiver 115. 
tion/control data 661 via data path R is somewhat redundant 35 	 Turning to FIG. 13, a diagram shows the possible data 
with the control exerted on the same firmware components by 	 polarity operating environment of a receiver. Once the 
SDA software 400 via data path D 141. The separate control 	 receiver assigns a polarity sense to the soft decision sign bit of 
data 661 is exerted in a cooperative fashion with the control 
	
TEST stream 112, it becomes possible to describe the receiver 
exerted by software 400 because, in this embodiment, SDA 	 as operating in one of four quadrants. As discussed before, 
software 400 is not fast enough by itself to control features 40 SQPSK and QPSK systems have four quadrants of operation 
during acquisition testing. Control of the acquisition test 	 that fall into their "constellation". Determination of whether 
coordinator block 660 is managed by configuration/control 	 the receiver has altered its assignment of polarity sense of the 
data 141 via data path D. Acquisition test results 662 are 	 soft decision sign bit is made by categorizing whether the 
aggregated into the statistical performance test data 126 com- 	 winning correlation results comes from the COR_E4 through 
municated to SDA Software 400 via data path C. 	 45 COR_L4 group of correlators or XCOR_E4 through 
FIG. 12 shows a diagram of the graphical output of corr- 	 XCOR._L4 group of correlators. Similar to the detection of a 
elator bank block 610 for understanding the different parts to 	 slip, changes to the winning group of correlators or changes to 
the slip tracking process of SDA 100. The traces that are 	 the sign of the winning score sign that persist for 
depicted are the output from a logic analyzer that was used to 	 SLIP _THRESHOLD number of REF clock periods indicate 
monitor the output of correlator bank block 610. In this 50 the occurrence of a constellation rotation. Note that rotations 
example, not all the correlators have their outputs depicted in 	 due to shifts between the COR_EO correlator and XCOR_EO 
the diagram (given that the logic analyzer ran out of inputs to 	 correlator do not initiate the slip recovery process as depicted 
hookup). However, enough inputs were connected to monitor 	 in FIG. 10, but will register as a constellation rotation. Con- 
the outputs of a little more than half of the correlators. Notice 	 stellation changes accompanied by slips will induce the slip 
that at sequence count 1, there are many outputs of correlator 55 recovery process resulting in SDA 100 simultaneously cor- 
bank block 610 which are approximately at or below a value 	 recting for both the rotation and the slip. FIG. 13 depicts the 
of 0.01. These values represent the correlators that are not 	 associated winning correlator groups and polarity of the cor- 
time aligned with the TEST stream and hence the output is 	 relation score with the associated constellation quadrant. The 
relatively low. The single output of the on time correlator 	 interpretation relies on an intended mapping of the receiver's 
clearly stands out from all the other correlator scores because 60 I channel stream data to the physical TDI_A port of SDA 100 
at this point it is being fed TEST and REF sequence data that 	 and the receiver's Q channel stream data to the physical 
is time aligned. 	 TDI_B port of SDA 100. 
Sometime around sequence count 80, the receiver 115 
	
SDA 100 uses a look-up table technique to map the "test" 
experiences a one bit slip. Immediately upon the slip, the 	 data soft decision signals to the internal representation and to 
magnitude of the on time correlator begins to decline and the 65 map the internal representation to the output representation. 
magnitude of the LI correlator begins to increase. At approxi- 	 This process means that an arbitrary relationship between the 
mately sequence count 140, the magnitudes for the two higher 	 input format and the output format can be constructed. But 
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complete flexibility is also unmanageable; a user cannot be 	 to move the bin centers for Two's complement. It can also be 
expected to supply each individual entry in the table. There- 	 used to compensate a bias in the decision threshold (taken to 
fore, a simple interactive control interface is needed that 	 be zero). 
provides the user with flexibility for most situations. Such 
	
The second element, as indicated at 1418, is also an offset, 
control interface is shown in FIG. 14. 	 5 but is added to the decision magnitudes without shifting the 
The scale table generator for SDA 100 is managed by the 	 decision threshold. Thus a magnitude offset, as indicated at 
user from control interface 1400. One significant advantage 	 1420, of +2 would map a decision of +3 to +5, and —3 to —5, 
of interface 1400 is the ability to avoid having to prepare new 	 whereas a simple offset of +2 would map a decision of +3 to 
cables, which can be time consuming. Interface 1400 applies 	 +5 and —3 to —1. The magnitude offset can be used to adjust 
a sequence of transform operations which are calculated as io the certainty in the decisions. 
shown-left to right, top to bottom. In practice, the user will 
	
The third element is a floating point scale factor as indi- 
find it is more manageable to describe the soft decision input 	 cated at 1422. This element is a simple multiplier that rescales 
by working through the interface backward: Representation, 	 the average amplitude of all the decisions, as processors often 
Bit Order, Data Polarity, Shifting, Width, and then the details 	 assume a particular average amplitude. The third element is 
of flipping or reordering individual bits when necessary. The 15 also useful when connecting two busses of different widths. 
soft decision input and the soft decision output sections of 
	
The fourth control element of soft decision output, as indi- 
interface 1400 can be utilized to connect electrically incom- 	 cated at 1424, clips the decisions to a specifiednumber of bits. 
patible RF receivers and baseband signal processors. 	 This clipping could be less than the width of the bus, and can 
The control can be adapted to any bus width, but in one 	 be used to harden the decisions without disturbing any of the 
embodiment of implementation, SDA 100 uses a hardware 20 physical bus connections. 
bus width of 12 bits. An external signal can be connected to 	 The fifth control element, as indicated at 1426, selects the 
any of these hardware signal input pins as indicated generally 	 output number representation, the sixth, as indicated at 1428, 
at 1402. The first element of the input control allows any 	 the output bit order. The seventh control element, indicated at 
physical signal pin to be selected into any position, or any pin 	 1430, selects the output signal polarity. 
to be overwritten with a constant "1" or constant "0". This 25 	 The next soft decision output elements select specific 
control enables pins to be swapped, duplicated, shifted, or 	 physical output pins. The eighth control element, as indicated 
overwritten. For example, during setup it is useful to verify 	 at 1432, selects the output bus width (which again results in 
wiring by setting all inputs to "0" and checking connections 	 clipping). The outputs can also be collectively selected 
one at a time. Duplicating can be useful to create copies of a 	 ("slid") to specific positions at either end of the bus as indi- 
signal line to split out to test equipment. Duplicating and 30 cated at control elements 1434 and 1436. 
overwriting can be used to harden the decisions. Using this 	 Output signal lines, as indicated at 1438, can be over- 
control element to change bit order, or shift bits, is unneces- 	 written or re-ordered temporarily or as required. Also, indi- 
sary when other control elements are provided. 	 vidual output signal lines can be inverted as indicated at 1440. 
The second element allows the signal polarity at any bit 	 During an output-stage connectivity check, an example of 
po sition to be inverted as indicated generally at 1404. We have 35 one useful method comprises the steps of setting the output 
seen for example a receiver that provides a number format 	 scale factor to zero (resulting in an all-zeros output) and then 
expressed as one's complement but with an inverted most 	 toggling each of the individual output signal polarities in turn 
significant bit (MSB). Also, with differential signaling, a 	 so as to verify the integrity of connections. Accordingly. SDA 
simple wiring inconsistency that causes a signal inversion is 	 100 is able to calculate and update tables in real-time as the 
not uncommon. 	 40 user makes changes. 
The third control element as indicated at 1406 selects the 	 The foregoing description of the embodiments of the 
width (i.e., how many bit positions are present) of the exter- 	 invention has been presented for purposes of illustration and 
nally connected signal bus. Widths of 1, 3, 5, 6, 7, 8, and 12 
	
description only. It is not intended to be exhaustive or to limit 
have been seen. This control element is used with the fourth 	 the invention to the precise form disclosed; and obviously 
and fifth control elements, as indicated at 1408 and 1410, to 45 many modifications and variations are possible in light of the 
select the bits from either end of the bus or out of the middle. 	 above teaching. Such modifications and variations that may 
The sixth control element, as indicated at 1412, allows the 	 be apparent to a person skilled in the art are intended to be 
entire bus signal polarity to be described as true or inverted. 	 included within the scope of this invention as defined by the 
Some designers use inverse logic. 	 accompanying claims. In the claims, means-plus-function 
The seventh control element, as indicated at 1414, allows 5o and step-plus-function clauses are intendedto coverthe struc- 
the bit order to be selected left-to-right or right-to-left, which 	 tures or acts described herein as performing the recited func- 
means that if the busses are connected in the wrong sequential 	 tion and not only structural equivalents, but also equivalent 
order, the condition can be corrected with the click of a 	 structures. Thus, while a nail and a screw may not be struc- 
button. 	 tural equivalents in that a nail employs a cylindrical surface to 
The eighth control element selects the number representa-  55 secure wooden parts together, whereas a screw employs a 
tion, as indicated at 1416, either sign-magnitude or one's 	 helical surface, in the environment of fastening wooden parts, 
complement. Two's complement does not sometimes make 	 a nail and a screw may be equivalent structures. 
sense in the context of a communication system because one 	 What is claimed is: 
of the mappings (0) has an ambiguous polarity. However, 	 1.A soft decision analyzer operable for use with at least one 
two's complement can be formed using available control 60 of a data source that produces a reference data stream, an RF 
elements. 	 transmitter that transmits said reference data stream to pro- 
At this point in the translation, the decisions are repre- 	 duce a transmitted data stream, an RF receiver that receives 
sented numerically. Additional control elements are used to 	 said transmitted data stream and produces a test data stream, 
describe the translation to make for the output. The first 	 and a baseband signal processor operable to detect said test 
control element (not shown) allows an offset to be applied. 65 data stream, comprising: 
This element is simply a floating-point number that is added 	 a signal conditioner operable for connection to said RF 
to the decisions. This compensation canbe used, for example, 	 receiver, said baseband signal processor, and said data 
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source, said signal conditioner being operable to format 	 adjusting a symbol wise relative timing between said test data 
	
a plurality of different RF receiver outputs into an inter- 	 stream and said reference data stream. 
	
nal soft decision analyzer conditioned format, which 
	
15. The soft decision analyzer of claim 12, further com- 
	
comprises said test data stream and said reference data 	 prising a statistical portion operable to collect statistical data 
stream; 
	
5 of slips and rotations in said test data stream. 
	
• correlator operable to detect symbol wise alignment of 
	
16. The soft decision analyzer of claim 15, further com- 
	
said test data stream and said reference data stream; and 	 prising a slip alignment block that produces slip statistical 
	
• configuration and timing control operable to control 
	
data. 
	
operation of said signal conditioner and said correlator. 	 17. The soft decision analyzer of claim 16, further com- 
2. The soft decision analyzer of claim 1, wherein said 	 prising a clockphase detectorthat produces clock edge based 
	
signal conditioner is operable for bridging between said RF 	 slip performance data. 
	
receiver and said baseband signal processor when said RF 
	
18. The soft decision analyzer of claim 1, further compris- 
	
receiver and said baseband signal processor are incompatible 	 ing a bit error detection block that receives said correlated 
with each other. 	 15 reference data and said correlated test data to produce hard 
3. The soft decision analyzer of claim 1, further comprising 	 decision bit error performance data. 
	
a simulator operable to synthetically produce said test data 	 19. The soft decision analyzer of claim 1, wherein said 
	
stream and said reference data stream in a plurality of differ- 	 correlator further comprises a test stream buffer and a refer- 
	
ent receiver modulation formats without connection to said 	 ence stream buffer operable to provide a first-in, first-out 
data source, said RF transmitter, or said RF receiver. 	 20 buffering action operable to isolate an output of said test 
4. The soft decision analyzer of claim 3, wherein said 	 stream buffer and an output of said reference stream buffer 
	
simulator is operable to slip said test data stream and said 
	
from instantaneous data rate discontinuities due to slipping 
	
reference data stream relative to one another in both forward 
	
between said test data stream and said reference data stream. 
and reverse directions by a selectable number of symbols. 	 20. The soft decision analyzer of claim 19, wherein at least 
5. The soft decision analyzer of claim 1, wherein said 25 one of said test stream buffer and said reference stream buffer 
	
signal conditioner comprises an input scaler operable to 	 is operable to bring said test data stream and said reference 
	
accept soft decision data expressed in a plurality of different 	 data stream into symbol wise alignment. 
	
mathematical representations for conversion to an internal 
	
21. A method for a soft decision analysis of communication 
	
soft decision analyzer mathematical representation of soft 	 signals that comprise soft decision data, said method com- 
decision data. 	 30 prising: 
6. The soft decision analyzer of claim 5, wherein said 	 providing a signal conditioner operable for connecting to at 
	
signal conditioner further comprises an output scaler oper- 	 least one of an RF receiver, a baseband signal processor, 
	
able to convert said internal soft decision analyzer math- 	 and a data source for receiving a reference data stream 
	
ematical representation of soft decision data to a selectable 	 and a test data stream, said signal conditioner being 
	
mathematical format consistent with that of different types of 	 35 	 operable to format a plurality of different RF receiver 
said baseband signal processor. 	 outputs into an internal soft decision analyzer condi- 
7. The soft decision analyzer of claim 6, wherein said 	 tioned format, which comprises said test data stream and 
	
signal conditioner under control of said configuration and 	 said reference data stream; and 
	
timing control is operable to remap inputs to account for 	 detecting symbol wise alignment of said reference data 
cables with wiring errors. 	 40 	 stream and said test data stream. 
8. The soft decision analyzer of claim 1, wherein at least a 	 22. The method of claim 21, wherein said signal condi- 
	
portion of said signal conditioner and said correlator are 	 tioner is operable fobr bridging between said RF receiver and 
implemented in programmable hardware. 	 said baseband signal processor when said RF receiver and 
9. The soft decision analyzer of claim 1, wherein said soft 	 said baseband signal processor are incompatible with each 
decision analyzer is operable for use with said reference data 45 other. 
	
stream when said reference data stream is not limited to a 	 23. The method of claim 21, further comprising providing 
	
particular sequence of data and wherein said test data stream 	 a simulator operable to synthetically produce said test data 
	
is suitable for detection by said baseband signal processor 	 stream and said reference data stream in a plurality of differ- 
	
when said baseband signal processor employs forward error 	 ent receiver modulation formats without connection to said 
correction techniques. 	 5o data source and said RF receiver. 
10. The soft decision analyzer of claim 1, further compris- 	 24. The method of claim 23, wherein said simulator is 
	
ing a simulated data source being operable to produce signals 	 operable to slip said test data stream and said reference data 
	
representative of a plurality of different types of RF receivers. 	 stream relative to one another in both forward and reverse 
11. The soft decision analyzer of claim 1, wherein said 
	
directions by a selectable number of symbols. 
	
correlator receives the internal soft decision analyzer condi- 	 55 	 25. The method of claim 21, wherein said signal condi- 
	
tioned format comprising said test data stream and said ref- 	 tioner is operable to accept soft decision data expressed in a 
	
erence data stream, said correlator being operable for produc- 	 plurality of different mathematical representations for con- 
	
ing an output for adjusting a timing and a sign bit polarity 	 version to an internal soft decision analyzer mathematical 
	
between said test data stream and said reference data stream. 	 representation of soft decision data. 
12. The soft decision analyzer of claim 11, wherein said 	 60 	 26. The method of claim 25, wherein said signal condi- 
correlator comprises a bank of correlators. 	 tioner is operable to convert said internal soft decision ana- 
13. The soft decision analyzer of claim 12, wherein said 
	
lyzer mathematical representation of soft decision data to a 
	
correlator compares respective outputs of said bank of corr- 	 selectable mathematical format consistent with that of differ- 
	
elators to produce a winning correlation result for detecting 	 ent types of said baseband signal processor. 
said symbol wise alignment. 	 65 	 27. The method of claim 26, wherein said signal condi- 
14. The soft decision analyzer of claim 12, further com- 	 tioner is operable to remap inputs to account for cables with 
	
prising a slip alignment block that provides feedback for 	 wiring errors. 
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28. The method of claim 21, wherein at least a portion of 
said signal conditioner is implemented in programmable 
hardware. 
29. The method of claim 21, wherein said soft decision 
analyzer is operable for use with a reference data stream that 
is not limited to a canned sequence of data and wherein said 
test data stream is suitable for detection by said baseband 
signal processor when said baseband signal processor 
employs forward error correction techniques. 
30. The method of claim 21, wherein said data source is a 
simulated data source operable to produce signals represen-
tative of a plurality of different types of RF receivers. 
31. The method of claim 21, further comprising the step of 
producing an output for adjusting timing between said test 
data stream and said reference data stream to provide said 
symbol wise alignment. 
32. The method of claim 31, further comprising the step of 
processing signals from a bank of correlators. 
33. The method of claim 32, further comprising the step of 
comparing respective outputs of said bank of correlators to 
produce a winning correlation result for detecting said sym-
bol wise alignment. 
34. The method of claim 33, further comprising the step of 
utilizing a most likely condition to produce said winning 
correlation result in the circumstance of when a tie occurs. 
32 
35. The method of claim 32, further comprising the step of 
providing feedback for adjusting a symbol wise timing 
between said test data stream and said reference data stream. 
36. The method of claim 32, further comprising the step of 
5 collecting statistical data of slips androtations in saidtest data 
stream. 
37. The method of claim 36, further comprising the step of 
producing slip statistical data. 
38. The method of claim 37, further comprising the step of 
10 producing clock edge based slip performance data. 
39. The method of claim 21, further comprising the step of 
utilizing said reference data and said test data when said 
symbol wise alignment is detected to produce hard decision 
15 bit error performance data. 
40. The method of claim 21, further comprising buffering 
at least one of said test data stream and said reference data 
stream with a first in first out buffering action so as to prevent 
instantaneous data rate slipping between said test data stream 
and said reference data stream. 
20 	 41. The method of claim 40, further comprising the step of 
utilizing at least one of a test stream buffer and a reference 
stream buffer to bring said test stream and said reference 
stream into symbol wise alignment. 
